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A deep ocean capsule is proposed capable of sensing
pressure, temperature, flow and direction for a study of
tides and internal waves of the oceans. One of the major
requirements for this capsule is the detection and recording
of unusual events. To meet this need a very low power,
highly reliable digital detector has been designed. COS/MOS
logic with maximum use of MSI and LSI was used in the de-
sign. The detector was simulated using proposed word
lengths and fixed point arithmetic which would be utilized
in the ensuing hardware. The fixed point simulation was
necessary to verify the problems in truncation and round-off
errors and to provide necessary design criteria to ensure
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I. INTRODUCTION
An unusual event detector is to be a part of a one-year
p ocean experiment [ Ref . 1 ] . The sensors and record-
ing system are all digital and have low power and high
reliability as overriding design constraints.
The detector is to have several distinct subsystems as
jshown in Figure 1: a spurious data rejection gating system;
a semi- diurnal and diurnal tide rejection filter; and a
square and integrate fading memory detector. Upon determi-
nation of an unusual event characterized by significant
energy in the spectrum from 0.25 CPH to 30 CPH [Ref. 1]
,
various permanent memory and accoustic telemetry links may
±»e initiated. The sensor signals are to be sampled at one-
nunute intervals and stored in a two-hour buffer memory. If
no event is occurring, the signals are lost at the end of
two hours. If an event is occurring, the buffer memory is
. tied into the permanent memory.
The spurious data rejection system is accomplished by
tapping tiie buffer memory at the half-hour points and taking
first differences of adjacent signals. If the differences
exceed a certain tolerance level, a spurious data point or
g"! itch i e- assumed, and the first difference is rejected and
is replied with an appropriate value. These five first dif-
ference . " *e then combined with appropriate weighting to




























































































then squared and fed into an integrator with a fading
memory time constant of one-half hour. That is, the detec-
tor will be predominantly sensitive to events that have
accumulated over the past half-hour.
Because the system is to operate unattended at the
3,000-fathom level for one year, power and reliability are
tantamount design considerations. For this reason, COS/MOS
IC's are to be used with maximum utilization of existing LSI
and MSI components. Based on these considerations, the
following hardware design is proposed as a preliminary
prototype for system evaluation.
A logic design was formulated, and its veracity was
analysed via a simulation using actual sensor word lengths
and appropriate fixed point arithmetic. The simulation as
a design tool verified an optimum design with proper







Although the four input variables of temperature,
pressure, and the two current components are sampled, only
the pressure data is sampled for unusual events in the
tsunami spectrum of 1 to 30 CPH [Ref . 1] . A more sophisti-
cated device could use any number of detectors on any of the
inputs using the same temporary storage buffer memory.
1. First Difference and Limiter
In order to remove the mean pressure and long-term
drift, the first stage in the detector is the first dif-
ferencer. It computes the difference between successive
samples Pt - P-t-1* ln order to protect the detector from
any spurious data which would give a false indication, a
limiter which limits the first difference according to the
following relation is the next step in the detector:
Pt - P t_! if 6P t < 3a
5Pt =
6Pt_ 1 if 5P t > 3a
2. Tide Filter
The tide filter is a fourth order filter with zeroes
chosen to remove the diurnal and semidiurnal tides. Two
sections of the form
6 t + a1 6 t_. + b 1 6 t _ 2A = ( 6 (t-x) W-]_ (x ) dx where
W-l(x) = 1 + a1 5(A) + bx 5(2A)
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with a^, b-, and a2 / b 2 chosen to give the required zeroes
are combined by convolution to give the fourth order
difference equation:
W(z) = 1 + a-j^S (A) + [a1 a 2 + b1b 2]6 (2A) +
[aib 2 + a 2 b]J6(3A) + b1b 2 <S (4A)
With A = 1/2 hour, the five inputs to the filter will be
the first difference 6P t at the times 0, -30, -60, -90, and
-120 minutes. The constants are calculated to be
a Q = 1
a1 + a2 = -3.920392
a]^a2 + b 1b 2 = 5.841800
a1b 2 + a2b x = -3.920392
b
x
b 2 = 1
3. Integration
To obtain the power spectral density of the tide
filter the signal is next squared and averaged over a fading
function with a 60 minute time constant.
P~2"(t) = aP~2"(t-A) + p2(t) a < .991666
The only function remaining is to determine if the power has
exceeded a preset threshold indicating significant energy in




The system proposal calls for a dump of the previous
two hours of one-minute samples whenever a tsunami is
12

detected. This will ensure that an adequate history
leading up to an event is stored. Also included in the
logic is the circuitry to continue storing the one-minute
samples until the second consecutive two-hour interval which
is below threshold. Extra logic gates are provided, however,
for a variety of controls lending flexibility to the
detector as a "black-box" component.
B. SYSTEM ARCHITECTURE
The logic design for a special purpose digital machine
begins with the system equations, block diagrams and a gen-
eral understanding of overall system requirements. Special
purpose structures can usefully be described by the general
system pictured in Figure 2 illustrating the two major parts
of a special purpose machine, the data processing and





















Figure 2. Special Purpose Structure
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The data processing circuitry includes all input and
output interfacing circuits, the data operators and system
blocks, any storage of memory devices, and, in general, the
necessary hardware to take system inputs and derive system
outputs. The timing and mode circuitry serves much the
same purpose for the special purpose structure as the soft-
ware program does for the general purpose computer. The
timing circuitry sequences operations in a set pattern from
some initial time. The mode circuitry controls operations
which are functions of the data being handled as well as
time.
In considering the best approach to the design of the
digital package, the need for low power has repeatedly been
stressed. For this reason, serial processing circuitry
which has the advantage of economy of hardware at the ex-
pense of speed is used predominantly with only slight
modifications to meet other of the specified system
requirements.
1 . Memory
The major component and power requirement of the
detector will be the temporary data storage section or buf-
fer memory. Investigation into this problem centered around
core memories, shift registers, thin films and delay lines.
Core memories have the definite advantages of nonvolatility
,
simplicity, zero quiescent power, reliability and random
access capability. The same is basically true of the new
thin film adaptations of* ferrite storage. Shift registers
14

are popular as short term buffer storage, are serial in
operation, and require no external read write hardware.
Since random access, nonvolatility of information,
and access time are of little importance here, the most
favorable devices are long shift registers which are compa-
tible with the logic family. A discrete state shift register
of length 10,000 bits at first seems to be rather prohibitive,
but recent trends in MSI are making these long shift regis-
ters well-suited for small size memories. Using current low
power MOS technology as many as 64 static bits are available
on a single chip. Since such long shift registers used as a
recirculation memory in a serial machine need simply a
single port input, a single port output and a clock, the
total amount of hardware involved for the complete memory is
very small.
Also considered were dynamic shift registers, which
have more than three times the number of bits per chip as
static registers [Ref . 2] . Although the quiescent power is
lower, the total power is greater than for static devices
because of the transient power of continuous clocking. The
resulting long static discrete state shift register chosen,
therefore, was dictated by available hardware at low power,
serial operation for simplicity, recirculation at an extreme-
ly low rate for reduced hardware count and data accessibility,
and low clock rate for low duty-cycle. The organization of
data in the shift register memory is shown in Figure 3.
15

2 . Data Organization
The type of data organization and corresponding
arithmetic code to be used for the detector results from
the form of the input data. All five input channels (pres-
sure, temperature, current components and time) will be
sixteen bit binary magnitudes. For this reason, the Data
can be simply word organized within the samples which are
sequentially organized as shown in Figure 3. The arithmetic
code chosen was initially a one's complement code for simpli-
city. Further study, however, indicated the use of a two's
complement code was more compatible with serial processing
and would ultimately require fewer operations and hardware.
9680 BITS





























TIME CURRENTV CURRENTU TEMPERATURE PRESSURE
Figure 3. Data Organization in Memory
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Two additional considerations which will be clarified in
the later section regarding the use of RCA's COS/MOS logic
family are the use of positive AND/OR logic for initial logic
design and the use of asychronus timing circuits. The short-
cuts involving the use and marriage of NAND and NOR logic to
reduce the package count is a matter of circuit juggling to
make optimum use of the available gating packages. Asychro-
nus or pseudosynchronus timing of all operations again
results from the tradeoff of speed for simplicity.
3. Flexibility
Two of the specifications for the unusual event
detector are compatibility and flexibility. The input sec-
tion of the device is therefore designed to accept a variety
of input combinations. The digital sensors for the deep sea
in most cases are frequency modulated signals corresponding
to the particular input variable. They are measured by
allowing the output frequency to count a binary counter for
some predetermined period [Ref . 3]
.
The input section is designed to accept five
variable frequency or variable period signals. The exact
period of measurement (from one second to four minutes) or
the choice between frequency or time measurement is easily
changed, using removable solder jumpers to program the input
in a variety of fashions.
The storage of the 120 minute samples in a static
register provides a flexibility of output. A simple
17

clocking gate or even an external clock can be used to read
out this information in almost any format.
C. IMPLEMENTATION WITH COS/MOS
Recent trends in semiconductor technology toward medium
and large scale integration have made the MOS transistor
increasingly attractive due to its ease of manufacture and
versatility of operation. Single chip building blocks of
rather large arrays, registers, and memories are being incor-
porated into many logic families; of primary interest here,
however, is the use of the MOS device in a complementary
symmetry arrangement which has the distinct advantage of
extremely low power [Ref . 4]
.
At present the leading supplier of a complete logic line
using complementary symmetry MOS transistors is Radio Corpo-
ration of America with its COS/MOS line. The COS/MOS CD4 000A
series of integrated circuits features a variety of options
including special low voltage types, high reliability cir-
cuits, various packaging styles, and the usual military or
industrial temperature ranges.
1. Complementary Symmetry Circuitry
The breakthrough that made complementary symmetry
logic practical in medium scale integration was the ability
to fabricate opposite polarity, but similar devices in large
numbers on the same chip. The basic gate circuit from which
all other logic functions are derived is shown in Figure 4.
The usual load resistor is replaced with another FET of
opposite polarity; thus, there is no quiescent current
18

except for the leakage currents on the order of nanoamps.
The pair of MOS transistors are simply switches which tie
the output to either the supply voltage or to ground. In
true complementary logic, the circuit for the. P devices is
the dual network function of the N units.
Figure 4 . Three Input Complementary Symmetry MOS NOR GATE
The advantages derived by the complementary
arrangement are more than just the microwatt standby power:
19

a. Simple one supply direct-coupled logic using
only MOS transistors
b. Large fanout capability because of capacitive
inputs
c. Good noise immunity due to large threshold
voltages
d. High speed operation because output node
capacitance is always charging or discharging
through the "on" unit
2. Shift Registers Using COS /MPS
The P and N channel units can form a shift register
using true complementary logic with two flip-flops per bit
for two phase operation; however, a significant reduction in
components can be obtained by the use of (1) the excellent
capacitance storage feature of the MOS gates, and (2) the
two halves of the MOS flip-flop, one of which will provide
the function of delay [Ref. 4]. As shown in Figure 5,
opening the switches S-j_ and S2 which form the cross-coupling
connections results in two separate storage elements , each
capable of storing for an extended but finite period of
time. In this state, new information can be input to the
left gate, while the level of the right half is transferred
to the next stage on the right. Closing the switch S2 and
then closing S-i locks the one-zero information indefinitely.
The two phase clocking requires a rather quick transfer of
data from the left to the right halves of a stage, but an





Figure 5. Basic Shift Register Stage
3 . Power Dissipation
Considering the total power dissipation as the sum
of both the quiescent and transient powers, further power
reduction can be obtained by proper design of the switching
characteristics. Minimizing the logic level swings, using
true complementary loads, and minimizing leakage currents as
well as all output and load capacitances form the general
approach to an optimum system. The total power P dissipated
in a complementary set-reset flip-flop is given by
P = 2CoV2f + P s
where CQ is the node capacitance, Vq is the supply voltage,
f is the operating frequency, and P g is the standby power.
21

For low switching power, the supply voltage Vq must be
reduced to the lowest possible value. At a Vq of -4 volts,
and an output capacitance Cq of 2 3 pf the frequency depen-
dence is shown in Figure 6. Note, also, the large increase









10 15 20 kHz
Figure 6. Power Dissipation as a Function of Repetition Rate
Since only a fixed number of operations are completed
each minute in the detector, the clock rate will have no ef-
fect. The power economy is gained by reducing the total num-
ber of redundant operations. The repetition rate can go
down to DC; however, the longest allowable high state of the
clock input of the 64 bit shift registers can be no more than
100 microseconds. For this reason, the clock frequency was





The logic design formulated in this section is organized
according to the logic blocks diagrammed in Figure 1 of the
Introduction. All logic functions are described and defined
in the text and the figures. The later sections appraise
the cost, size and power requirements of the resulting logic
packages
.
A. CLOCK AND TIMING
The first section of the detector, which sequences all
operations and controls the functions of the device, is the
clock and timing circuitry. Table I, which may be consider-
ed as the program, lists all sequences and defines the
timing signals originating in the COS/MOS counter circuitry.
Since the COS/MOS inverters have nanowatt standby power
and microwatt operational power, an excellent low power clock
can be designed using the forward gain of an inverter with a
suitable feedback arrangement. A good amplifier section for
the oscillator is formed with an inverter stage and feedback
resistor R-^ large enough (>10M) so that the attenuation and
phase of the feedback are not appreciably affected. The












8-50 pf J+7 pf
Figure 7. Crystal Oscillator Circuit Using
RCA CD4007 Inverter
The crystal controlled phase shifting network is added
in Figure 7 with provision for trimming to the design fre-
quency. Using this circuit, stability should be on the
order of 5 ppm and total supply current from a supply voltage
of 4 volts is 50 microamps [Ref. 6]
.
Frequency division of the crystal oscillator is
necessary due to duty cycle considerations which place the
logic clocking frequency at 19,360 Hz as shown in Figure 8.
One CD4004 provides four flip-flops in an asychronus counter
to divide the 311.6 kHz crystal frequency down to the clock-
ing frequency of 19,360 Hz. The bit counter consists of one-
half of a CD4013 dual flip-flop plus a CD4022 eight bit
divider/decoder to aid in decoding the timing signals. The
word counter is another CD4022 connected to divide by five
with a CD4001 gating package to reset the counter.
24

The sample counter is a CD4004 seven bit counter
connected to count to 121, and ten other logic packages
provide the necessary reset and decode functions. The
second counter is a similar arrangement connected to reset
at 60 using the same type logic packages. The first stage
in the second counter is the recirculation counter; it
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These Boolean expressions define sequentially the timing
signals referred to on the later diagrams. The gating cir-
cuitry for these expressions is shown in Figures 10 ,11, and 12
Sec(0)-R(0) RECIRCULATE BUFFER MEMORY
Sec(0)-R(0) FIRST DIFFERENCE AND LIMITER
S(L)-ED = Sec(0)*R(0) [s(0)+S (30)+S(60)+S (90)+S(120 f]
S(H)-ED = Sec(0)«R(0) [s (1) +S (31) +S (61) +S (91) +S (121)]
ED«W(0) Clock 16 bit delay register
and adder
S(H)*ED [w(0) + W(27| Shift Limiter register
S(H)«ED«W(1) Check difference and Set
latch if good. Set sign
change latch if necessary




ED«W(2) £b(8) to B(15T|* Shift in 8 bit difference
Esum'W(0) Shift out difference
Sec (2)-R(0) TIDE FILTER
Esum - Sec(2)»R(0)
Esum fw(0) B(5)toB(15)]*+W(l) Multiply by -3.920392
E
sum [w(0) B(7)toB(155]*+W(l) Multiply by 5.841800
E_ •§(!) + S(121)] • Add differences 1 and 121
|W(1)*B(4) to B(12]]*
Esum ||(1)+S(121)]«W(1) •B(12) Set sign latch




Sec (3) R(0) SQUARE
E
sq Sec(3)»R(0)« [s(0) to S(75^
E Sg»W(l) • B (0) Shift accumulator in sum
and check bit for "one"
Esq «W(0) Shift input store and SQUARE
accumulator
Sec(4)«R(0) INTEGRATE
E int = Sec(4)-R(0)»S(0)




Ej n«W(0) Shift in pressure value
Ej_n «W(l) Shift in temperature,
reset pressure counter
Ej_n«W(2) Shift in currentu ,
reset temperature
Ej_n«W(3) Shift in current -
reset current
u




* B(i) to B(j) = B(i) + B(i+1) + ... + B(j)
The decoding circuitry for these signals are shown
together in Figures 10,11, and 12. Usually they will be






























reset latch if good. Set












• Shift 8 bit difference
-* Shift out difference
































* Multiply by -3.920392
• Multiply by 5.841800
• Set sign Latch
* Add differences 1 and 121



















i Shift accumulator in sum
and check bit for "one"
T Shift input store and SQUARE
accumulator
* Shift Registers














t Shift in pressure value
"* Shift in temperature, reset
pressure counter
Shift in currentu , reset
temperature
"* Shift in current , reset
currentu
"* Shift in time, reset currentv





The five inputs consisting of variable frequency
signals are used to either count or gate five sixteen bit
binary counters. The fifth counter is provided with the
additional circuitry so that it will count time in minutes.
On command from the system clock each of the five counters
sequentially shifts its value into the system memory and,
except for the time channel, resets for the next counting
interval. Figure 13 shows only the pressure and time channel
because all five inputs are the same except for the gating
on the minute counter. Since the two-hour sequencing signal
for the detector is obtained from the time counter, it must
reset at 65,520, a multiple of 120 minutes, so that the
two-hour sequence is maintained.
All of the counters are made from CD4004's. Three
counters for each input provide the necessary sixteen bits.
Two eight bit parallel to serial shift registers convert
the counter value into serial form for the system's buffer
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Figure 13. Input Circuitry - Each Output Can be Wired to
Either Gate or Count the 16 Bit Counters. Thus,
the Mean Frequency or Mean Period of the Input Is
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Figure 13. Input Circuitry - Each Output Can be Wired to
Either Gate or Count the 16 Bit Counters. Thus,
the Mean Frequency or Mean Period of the Input Is





The system memory consists of a discrete state static
shift register of 9680 bits in a recirculation loop storing
the past 121 minute samples organized sequentially by words
and bits. The bit, word and sample counters provide for
addressing the data; further division of the clock frequency
into seconds and minutes provides all necessary timing sig-
nals for the rest of the detector. The timing signals are ob-
tained by coincidence gating across the stages of the asychro-
nus binary counters. In order to reduce the transient power,
the data is recirculated through the register length only once
per minute. On this one pass, clocking and gating read out
the ten pressure words needed for computation of the five
first differences. The 9680 shifts averaged over a minute's
time results in an average clocking frequency of 150 Hz.
From data similar to the graph of Figure 6, the transient
power used in the memory should be about 100 microwatts;
however, the 64 bit shift registers are still in the devel-
opmental stage and this power estimate is meant only as a
comparative estimate.
In order to obtain the 96 80 bit length in COS/MOS
logic, 152 logic chips must be series connected. The exact
9680 bits required is made of 151 sixty-four bit TA5989
registers and one CD4006 sixteen bit register. The total
memory package should dissipate about 0.3 mW and fill a
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3. First Difference and Limiter
First differences are calculated once a minute on
the five sample pairs S(0), S(l); S(30), S (31) ; . . .S (120)
,
S(121) by delaying the first sample in a register, comple-
menting the next and adding the two serially. Since the ori-
ginal input number is allowed to overflow the input counters,
the signed result must be corrected if the sign is inconsis-
tent. Gating also checks the difference for unreasonable
values before allowing them to pass on to temporary storage.
The sixteen bit delay and all the eight bit storage
requirements in the first differencer can be obtained from
various connections of the CD4006, an eighteen stage regis-
ter. Two CD4015A dual four stage parallel output registers
provide the necessary connections used in the limiter to
sense and correct the difference value. One-third of a
TA5963 triple serial adder is used for the adder and a
CD4013 dual flip-flop performs the complement function.
Twelve additional packages as listed in Table II provide




Since only correct first differences are allowed
through the limiter, the temporary storage must be capable of
nondestructive read-out when the tide filter calls for inputs
This is a very simple matter of circularly shifting the data
to the right. Only the 8 most insignificant bits need to be
stored, because the average first difference is on the order






















E «W(0)sum v ' S(l) -S(H)
^T^ TO SIGN LATCI
Figure 16. Temporary Storage - Five 8 Bit Registers Store
the Previous Differences in Case the Present One




The five differences temporarily stored are simply
multiplied by appropriate weighting values and summed to ob-
tain the filtered output. Since there are only three dif-
ferent constants, the differences are gated to the proper
section through serial switches and the sum of these values
is stored in a register which also serves as the input
register to the squarer.
Since one of the weighting constants is unity, only
two multipliers are required. They simply shift and add the
input the appropriate number of times and proper clocking
keeps the result in the same sixteen bit format.
The constant -3.920392 can be approximated with the
number -3.920410 or 2 2 + (2 -4 + 2"~6 +2"10 + 2 _H) . This
constant, when multiplied by the input number of sixteen bits
gives a possible maximum length result of 29 bits. Through
simulation and device consideration, however, the input
difference will rarely exceed eight bits and the approxima-
tion to reality of the constants makes the significance of
the lower five bits questionable. Truncation to sixteen
bits before addition, then, will have no effect. Similarly,
5.84180 is approximated by 5.842797 or 2^ - (2 1 + 2~3 + 2~5
+ 2-9) .
The maximum of the sum of the five weighted differ-
ences will be approximately the sum of the magnitudes (1+4
+6+4+1) times the average input value. Limiting the
maximum first difference to seven bits or 12 8^0 requires
40

eleven whole number bits in the accumulator leaving four
fractional bits plus the sign bit. To multiply by the con-
stant one, the input need only be left-shifted four bits to
account for the change in the binary point. Clocking and
gating accomplish the necessary four bit delay.
The analytic two's complement code used throughout
the detector requires no special handling in the multipliers;
however, since the eight bit differences are to be extended
to sixteen bit precision words in the accumulator, care must
be taken to pack the additional eight created bits with
zeros or ones depending on the sign of the original number.
The sign latch in Figure 18 tests the sign from the 1st and
121st difference and ensures that the input is held at the
proper level if there are no incoming bits.
All of the timing signals referenced on the figures
are defined in Table I. The Figures 10, 11 and 12 diagram
how the timing signals are derived through gating and
decoding the frequency divider outputs.
The total number of twenty-five delays in the two
multipliers is provided by four CD4015 dual four bit regis-
ters. Three more TA59 6 3 triple serial adders perform the
summing functions , with the result stored in an additional
two CD4015's. The two complementers are similar to the one

































MULTIPLIER X -3.920 392 APPROXIMATED IN BINARY TO 2 6 BIT































Figure 17. Multiplier X 5.841800 APPROXIMATED IN BINARY

























































































The squaring package observes the value stored in
the sum accumulator of the filter and shifts and adds it into
the output storage. The square circuitry would handle nega-
tive as well as positive numbers if care were taken to pro-
vide all the necessary ones in the extra negative bits. A
simpler method to implement, however, is to simply rectify
the input. By testing the sign bit in the sum accumulator
before each operation, negative numbers can be complemented
bit by bit. This method, as shown in Figure 19., gives an
error of one in the least significant bit because it takes
the one's instead of two's complement. The error is
insignificant.
For each bit the input is shifted and if the current
bit is a 1, the shifted value is added to the result. The
sum in the output of the filter contains a sign and four
fractional bits; in order to make the detector adaptable to a
variety of dynamic ranges, the tap on this register is made
adjustable. The input to the squarer can only be eight bits
in length, but the adjustable tap gives a range of the most
sensitive eight bits from 1/32 to 15 to the maximum values
between 16 and 65,536. Simulation later showed the most






































































Since the squared output is to be integrated over a
decaying time constant of sixty minutes, the maximum avail-
able storage must be about thirty times the maximum value to
ensure against overflow. To stay within the sixteen bit pre-
cision, the input squared value must be truncated to the
eleven most significant bits. The decay factor of .991666
is accomplished by delaying seven bits and then subtracting.
Taps are accessible on the delay register to vary the time
constant of integration. Coincidence gating on. the storage
register synchronized to the clock determines the value in
the tsunami detector and provides the control logic with its
go/no-go signal.
The necessary storage for the squarer and integrator
can all be formed from the CD4006 eighteen stage register.
A CD4015 dual four bit register provides for the multiplica-
tion in the integrator along with two of the summers left
over from the triple serial adder used in the first differ-
encer. The complementor again comprises a dual flip-flop
















































































































































































This section of the detector is designed with flexi^
bility as the prime consideration since the actual device used
for long term storage will be an independent system. Whether
a tape system or core storage is used the only output required
of the detector is a yes or no answer every two hours quali-
fied by considerations of its previous answers. A critical, or
event, is defined whenever the value in the Integrator regis-
ter exceeds the threshold set by the sense tap. A store
command is given under the following conditions:
a. A critical is detected and the past n consecutive
hours have not been critical;
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Figure 21. Control - Three Flip-Flops and a Counter
Provide Logic to Determine if an Unusual




The COS/MOS line offers sufficient complexity per chip
to keep the overall package count low, and also, enough var-
iety to provide for optimum utilization of the available
circuitry. The total package requirements for each of the
sections of the detector are listed in Table II, with a
cost estimation in Table III.
1 . Space and Cost
The size and cost predictions of the detector are
based on an experimental set-up which will use dual in-line
packaging on a general purpose bread board arrangement.
Standard Logic Inc. offers a line of logic cards which have
various combinations of fourteen and sixteen pin DIP sockets
and all mounting and interconnecting hardware. Computer aided
wiring and interconnections complete the system. Using the
Standard Logic boards from 20 to 30 DIP packages depending
on the number of sixteen and fourteen pin packages, can be
arranged on each 2.5 by 5.0 inch card. Figure 2 2 shows the
logic arrangement and overall dimensions of this experimental
set-up.
For reliability the detector should be made with
flat-packs on printed circuit boards with all solder con-
nections. The space requirements will be approximately 40
to 60 percent of the experimental arrangement due to the




TABLE II. PACKAGE REQUIREMENTS































Triple 3-Input NAND Gate
Quad 2-Input NOR Gate
Hex Inverters
Seven Stage Ripple Counters
Dual D Flip-flop
Seven Stage Ripple Counter
8-stage Parallel in/Serial out
Quad 2 -Input NAND Gate
Dual J K Flip-flop
Triple 3-Input NAND Gate
Dual 3-Input NOR plus Inverter
Dual D Flip-flop
Hex Inverter
64-Stage Static Shift Register
Quad 2-Input NAND Gate




FUNCTION FIGURE NUMBER LOGIC CIRCUIT
FIRST 15
DIFFERENCE
5 CD4011 Quad 2-Input NAND Gate
2 CD4013 Dual D Flip-flop
2 CD4015 Dual 4-Stage Parallel out
2 CD4016 Quad Bilateral Switch
2 CD4012 Dual 4-Input NAND Gate
2 CD4009 Hex Inverter
1 CD4006 18 Stage Static Shift Register




3 CD4006 18-Stage Static Register
3 CD4011 Quad 2-Input NAND Gate
3 CD4016 Quad Bilateral Switch
2 CD4009 Hex Inverter
2 CD4023 Triple 3-Input NAND Gate
13 total
MULTIPLIERS 17 4 CD4015 Dual 4-Stage Parallel out
3 TA5963 Triple Serial Adders
2 CD4011 Quad 2-Input NAND Gate
2 CD4013 Dual D Flip-flop





FUNCTION FIGURE NUMBER LOGIC CIRCUIT
SUM 18
ACCUMULATOR
2 CD4011 Quad 2-Input NAND Gate
2 CD4015 Dual 4-Stage Parallel out
1 TA5963 Triple Serial Adder
1 CD4023 Triple 3-Input NAND Gate
1 CD4000 Dual 3-Input NOR plus Inverter
1 CD4002 Dual 4-Input NOR Gate
8 total
SQUARE 19 2 CD4006 18-Stage Static Register
2 CD4011 Quad 2-Input NAND Gate
1 CD4001 Quad 2-Input NOR Gate
1 CD4009 Hex Inverter
1 CD4016 Quad Bilateral Switch
1 TA5963 Triple Serial Adder
8 total
INTEGRATE 20 3 CD4015 Dual 4-Stage Parallel out
2 CD4011 Quad 2-Input NAND Gate
1 CD4013 Dual D Flip-flop




TABLE II . Continued
FUNCTION FIGURE NUMBER LOGIC CIRCUIT
STORAGE
CONTROL
21 2 CD4011 Quad 2-Input NAND Gate
1 CD4004 Seven Stage Ripple Counter
1 CD4013 Dual Flip-flop





6 CD4011 Quad 2-Input NAND Gate
2 CD4001 Quad 2-Input NOR Gate
2 CD4023 Triple 3-Input NAND Gate
2 CD4025 Triple 3-Input NOR Gate
1 CD4002 Dual 4-Input NOR Gate
1 CD4012 Dual 4-Input NAND Gate
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CD4000A 3 to 15 volts
-55°C to +125°C
Number Cost Each Total Cost



























The actual quiescent power required varies
considerably from chip to chip and is very temperature
dependent. In most cases, RCA specifications include a
"typical" and "maximum" value. The estimates given assume
the "typical" measurement and an ambient temperature of
25 °C. The actual power at the ocean floor, therefore,
should be less than the estimate. Also the transient power
is of no significance in the digital processing circuitry
because the maximum number of operations of any of the cir-
cuits is still on the order of 160 per minute. This gives
an average repetition rate of only 3 Hz when averaged over
the one minute period. For this reason only the transient
power of the clock, the decoder and the buffer memory are
included.
The total power drain of 0.5 mW required for the
whole detector system is almost three orders of magnitude
smaller than a comparable logic package of conventional cir-
cuitry. Compared to the power requirements of the sensors,
accoustic links, and other functions of the capsule, the
power for the detector is negligible. The power for one
year's operation should be obtainable from a single 2 amp-
hour storage battery. The power used to run the crystal
oscillator should be well regulated and be run from a sepa-
rate mercury battery for voltage stability. All of the other
detector circuits can be supplied from lead-acid cells due to
the excellent voltage compatibility of the COS/MOS line.
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If power drain were not so important, more than a
two to one reduction in package count could be effected by-
rebuilding the memory out of conventional MOS registers.
The power required would increase almost ten-fold. Future
developments in the COS/MOS line toward LSI might even






CD4000 Dual 3-Input plus Inverter
CD4001 Quad 4-Input NOR Gate
CD4002 Dual 4-Input NOR Gate
CD4004 Seven Stage Ripple Counter
CD4006 18 Stage Static Register
CD4009 Hex Inverter
CD4011 Quad 2-Input NAND Gate
CD4012 Dual 4-Input NAND Gate
CD4013 Dual D Flip-flop
CD4014 8 Bit Parrallel in/Serial out
CD4015 Dual 4-Stage Parallel out
CD4016 Quad Bilateral Switch
CD4022 Divide by 8 Counter/Decoder
CD4023 Triple 3-Input NAND Gate
CD4025 Triple 3-Input NOR Gate
TA5872 Dual J K Flip-flop
TA5963 Triple Serial Adder

































A preliminary step in the design of the system components
was the evaluation of the required functions through computer
simulation. The general algorithm has previously been ana-
lyzed [Refs. 1,5]. System evaluation of the actual logic sys-
tem should be as close to actual hardware circuitry as
possible with fixed point numbers and identical computer logic
simulation.
A. COMCOR CI 5000
For actual checkout of some of the functions in hardware,
the digital patching section of the CI 5000 which is located
in the Electrical Engineering Computer Lab, was used. The
complementer for the two's complement arithmetic was the
first function wired. The second logic block that was test-
ed extensively in hardware before design was finalized was
the multiplying scheme. Since a single multiplier used all
32 of the computer's general purpose flip-flops and a major
portion of the NAND gates, this method was applicable to only
the system blocks; another computer had to be chosen for the
overall system evaluation.
B. CDC 160
With the consideration that the simulation should retain
as much simularity to the actual hardware as possible, the
CDC 160 computer, also located in the Electrical
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Engineering Computer Lab, was chosen. The distinct
disadvantage, later to become obvious, was the twelve bit
word limitation in trying to check out a sixteen bit system.
In most areas of the program and logic flow, there were no
differences between the designed sixteen bit system and the
twelve bit simulation; however, the checkout of the multi-
pliers required further investigation. At this point the
168 arithmatic unit was used as peripheral equipment to
allow for double precision.
1. Adaptation to Fixed Point
A magnetic tape was available from the I.G.P.P.
containing two records of pressure variations at the 2000
fathom level in an area near San Clemente. The data had
been taken at four minute intervals over a four day period
with both a Vibratron and a Hewlet-Packard sensor. The data
was linearly packed to simulate the required one minute sam-
pling rate, and this prepared tape was used [Ref. 5]. A
major portion of the program listed in the Appendix was re-
quired to read the BCD tape and convert it into pure binary
form. Several problems due to word length limitations were
solved by reading in only the four least significant decimal
digits and converting them to binary through a table look-up
scheme. Simple testing of the resultant value for consis-
tency removed any ambiguity in operations with the numbers
except when a change in the fifth BCD digit occurred as noted
on Figures 24 and 27. This method was incorporated into the
actual design also because the input counters were allowed
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to overflow any number of times. Figures 23 and 2 6 show a
record of the tape data compared to the truncated version
used on the 160.
2 . Precision Considerations
In order to avoid going to double precision and using
the external arithmetic device, which would no longer bear
any, relation to the hardware being simulated, careful study
of the data revealed several compromises. In most cases a few
of the most significant bits could be dropped because the
particular data did not reach the maximum excursion designed
for in the sixteen bit system. This, combined with truncat-
ing one or two of the less significant bits, reduced the word
length to the required twelve bit format. No significant
degradation in overall performance was noted from these com-
promises except in the case of the multipliers. Here, twelve
bit precision allows for an error of .002 which is not insig-
nificant since the least-count resolution of the input sen-
sors is on the order of .0005. The multipliers were tested
for proper functioning in twelve point individually, but, to
allow for system evaluation and to obtain usable results,
double precision was used.
The only other notable difference between the
simulation and the design was the use of one's as opposed to
two's complement arithmetic. Although one's complement re-
quires the additional operation of end-around carries to
correct the sum on subtraction, this is handled in the ma-
chine; therefore, on the software level, compensations were
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made so that the simulation was the same as the two's
complement on the hardware level.
3 . Simulation Results
The program operated on the input data samples in the
same format as the proposed system, sequentially taking one
sample value at a time and carrying it through to increment
the final integrator storage. Because of the limitation of
only 4K of storage in the 160, the input data had to be buf-
fered into the routine 12 values at a time and the output
unloaded at 1500 values per run. This incremental method of
printing output on the Cal-Comp plotter adds an extra line
at each beginning point.
Since the Hewlet-Packard sensor had a very smooth
output compared to the Vibratron, it was used for all pre-
liminary runs to test the tide cancellation of the filter
section. Once smooth output was obtained from the filter by
adjusting the precision and values of the weighting constants,
the square and integrate routines were perfected on the
Vibratron data. Whether the perturbations detected on the
Vibratron tape were noise or actual events is of no concern
to the detector's operation but is a problem of sensor
design.
Tracing the three interesting "events" detected on
the Vibratron tape back to the original data, indicates
pressure perturbations on the order of 4mm. Considering the
tidal variations as the major noise source of the input data,
and these 4mm. variations as signal, the overall improvement
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in signal-to-noise ratio is on the order of 2.3»10^ or
67 db. A more detailed software analysis of system perfor-
mance, detection thresholds, power spectral densities, and

































































































































































































































































































































































































































The unusual event detector implemented with COS/MOS
logic should provide a very useful and needed package to the
growing number of tools used in oceanographic research. The
detector can be used as an independent component in a larger
system, or, due to its system structure design it can be
used as the basis for a rather complex package. Several sub-
systems for ascent and descent control, telemetry, data
storage, and sensor stabilization are actually needed to com-
plete an underwater instrument capsule. The clock and timing
circuits of the detector could be easily extended to cover
other operations and simple gating of the memory package and
addition of more memory cells, could make it a general buffer





Lead numbers are not given since package styles vary
CD4 001 QUAD
TWO INPUT NOR GATES
CD4025 TRIPLE
THREE INPUT NOR GATE
CD4011 QUAD
TWO INPUT NAND GATES
CD4023 TRIPLE










































































THE COMPLEMENTOR CIRCUIT USED SEVERAL TIMES IN DETECTOR
DESIGN CAN BE FORMED FROM ONE CD4013 DUAL FLIP-FLOP AND




THE SERIAL SWITCH CAN BE FORMED FROM ONE CD4011 QUAD




COMPUTER PROGRAM FOR SIMULATION






















































0000 0000 OPERATIONAL ROUTINES FOR VARIOUS ENTRY











1dm TO READ OUT INPUT DATA
1250 2167 ldi 1567 1600 enter
0720 sbn 12k2 0704 enter
6203 *Jf 12U5 1260 enter













7240 2030 ldd TO READ OUT FIRST DIFFERENCE
0110 ls3
7101 jfi lhl2 0570 enter 0^00
1560 1425 7200 enter 72^0
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GENERAL LISTING OF TSUNAMI DETECTOR PROGRAM
0000 to 0100 TEMPORARY STORAGE LOCATIONS
0101 to 0377 CONVERSION NUMBERS* BINARY TO OCTAL
OUOO to 0770 SHIFT REGISTER STORAGE
1000 to 10^7 GENERAL INITIALIZE AREA
1050 to 1070 ZERO INPUT ARRAY AND BEGIN TO READ
1100 to 1122 READ 120NUMBERS INTO 2000 to 3777
1150 to 0336 BEGIN INPUT CONVERSION TO BINARY
1350 to 1U26 DIFFERENCE ROUTINE
lU^O to 1513 PREPARE FOR DOUBLE PRECISION
1520 to 1550 CALL MULTIPLY SUBROUTINE
1550 to 1570 SUM THE WEIGHTED DIFFERENCES
1600 to 1637 SHIFT REGISTER IN C400 to 0570
1700 to 1731* SQUARE ROUTINE
YlkO to 1777 INTEGRATE ROUTINE
2000 to 3777 INPUT BUFFER STORAGE
UOOO to 6777 OUTPUT BUFFER STORAGE
7000 to 7l6l MULTIPLY ROUTINE
7200 to 122k CLIPPER ROUTINE
7300 to 7375 CAL-COMP PLOTTER ROUTINE
7*K)0 to 7777 RS-022 FLEX AND OCTAL READ ROUTINES
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LISTING OF STORAGE LOCATIONS SEP ASSIDE FROM 000° TO OOTr
0001 into mult for 2 and 4
0002 temp storage of shifts 2
0003 ts of output of mult for 2 and 4
0004 ts value of p entering mult for 2 and 4
0005
0006 ts of shifts 6
0007 ts
0010








0021 0400 location of shift register words one
0022 0401














0041 mult diff 1
0042 mult diff 31
0043 mult diff 6l
0044 m mult diff 91













0060 indigit + correction
0061 running sum first word
0062 running sura 2nd word
0063 address of indigit being operated on
006k Uth digit of converted nos. and how many over k
0065 7000 store
0066 count of nonzero and not 20 digits
0067 address of first of k indigits to be used















exc REWIND TAPE AND BEGIN PROBLEM AT START


















































1163 5^63 aod step 63 "by one and read new digit
2163 ldi
6005 zjf if new digit is zero, step 3 and count
0^00 ldn






















test for k consecutive zeroes
halt when out of input digits
initialise constants
go to zero array and read more indigits
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1220 2163 ldl BEGIN TO CONVERT TO BINARY
0720 sbn
6ooU stff if 20 step k
5466 aod
7101 jfi step 66 1 and go read, another
1163
2066 ldd
070U sbn if it was 20
12J0 6205 PJf are past k real nos
0^00 ldn



































600U zjf test to see if we have read k nos
5^7 aod
7101 jfi go back to 1260 and convert more
1260
0300





3k6k sbd store 12 least significant bits in shift






UlOO stra store most significant bits in 0600 to 0770
0600





1330 2200 ldc DIFFERENCE ROUTINE
0U00





























































for neg word 1 andpos word 2, complement the sign
test for completion of all 5 differences
step the difference counter by 36
go hack to 13^0 and calculate another difference
go to spike removal routine
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4004 std store multiplication routine access location



















1520 jump to call ARITH routine
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1520 0101 pta CALL MULTIPLY SUBROUTINE
700U jpl












































SUM THE WEIGHTED DIFFERENCES
store the result in 4000
jump to the shift register
halt when UoOO to 6770 is full of output
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6612 pjh loop around again
7101 jfi
1150 go back to convert another input nos to binary
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1555 ^050 std ENTER THE SQUARE ROUTINE
7101 jfi
1700
1700 2200 ldc square routine
7000
4004 std














1720 0101 pta enter ARITH subroutine
7004 jpi



























































divide squared input by 8
takes care of negative zero
store the integrator output in the out. buffer memory
increment memory one
Jump back into program
corrections to CALCCMP PLOTTER ROUTINE
for scaling
corerections to initial section
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step input location one


























































































A"'closed subroutine for control of the CDC 168 Arithmetic Unit,
PURPOSE:
This generator routine provides the capability to implement 22-bit
fixed point arithmetic sequences using a three address code. Both
fractional and integer arithmetic are provided. An indirect addressing
option is included,
USAGE:
LOAD the ARTTH subroutine anywhere in memory. (Space required l6lo)
Store the load address in any convenient low-core directory cell (OOXX).
CALLING SEQUENCE IS:
PTA
JPI XX OP Codes
OP 01 - add
A 02 - subtract
B 30 - multiply fractional
C 31 - multiply integer
OP ho - divide fractional
A kl - divide integer
B
C A and B: Operands
, C : Result
JNXT)
NOTES: 1. Any number of operations may be called for in sequence
prior to return to normal 160 coding.
2. Operands must be in standard format for 22-bit fixed-
point arithmetic (l1s complement with allowance for
sign bit in each word). Least significant half-word
in EVEN numbered cell, Most significant half-word in
ODD numbrred mate.
3« FOR normal direct addressing operands must be referenced
only by even numbered address.
ko Use of odd addresses will provide indirect addressing.
5. Cells 70-77 are used as temporaries by the program.
6. Timing - Approximately 900 microsecs. per operation.
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AKITH SUBROUTINE FOR DOUBLE PRECISION
OPERATIONS USING THE CDC 168
rem sr-ARITH
rem control routine for 168 unit
rem mlc - 8/30/64
OlOO 0602 adn 02
0101 U077 std 77 form address of 1st argument
0102 oVjro inlt ldn 70 set to fill OP-A-B-C in
0105 ^076 std 76 70-71-72-73
010** 0504 lcn 04
0105 4075 std 75
0106 2177 loop ldi 77 transfer arguments
0107 1*176 sti 76 modify as required
if odd( indirect)
0110 0201 lpn 01
0111 6011 *Jf incr
0112 2075 ldd 75
0113 o6o4 adn Ok
0114 6006 »Jf incr
0115 2176 ldi 76
0116 4202 stf 02
0117 2100 ldi
0120 0000
0121 UI76 sti 76
0122 5477 incr aod 77
0123 5476 aod 76
0124 5475 aod 75
0125 6517 nzb loop
0126 2077 ldd 77
0127 4007 std 07
0130 2200 scode ldf set to generate sel code
0131 3323 3323 3323 for plus
0132 4270 stf sel 3363 for minus
0133 2070 ldd 70 3303 for mult
0134 0701 sbn 01 3302 for divide
0135 6015 »Jf setout
0136 0701 sbn 01
0137 60UL zjf sub
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oiUo 0730 sbn 30
oi*a 63C& njf raul
01U2 0521 dvd lcn 21
01U3 5257 raf sel
oikh 6106 nzf setout
01U5 0520 mil lcn 20
011*6 525^ raf sel
011*7 6103 nzf setout
0150 ohho sub ldn 1*0
0151 5251 raf sel
0152 2071 setout ldd 71
0153 1*262 stf fl
015^ 0602 adn 02
0155 U2Vjr stf tl
0156 2072 ldd 72
0157 ^257 stf f2
0160 0602 adn 02
0161 1*2**5 stf t2
0162 2070 ldd 70
0163 071*0 sbn 1*0
0161* 6335 njf act
0165 6007 zjf dvf
0166 0**71 dvl ldn 71
0167 1*2**7 stf f2
0170 0602 adn 02
0171 1*235 stf t2
0172 6112 nzf div
0173 61*71 hop zjb init
0171* 0471 dvf ldn 71
0175 1*21*0 stf fl
0176 0602 adn 02
0177 1*225 stf tl
0200 2071 ldd 71
0201 1*235 stf f2
0202 0602 adn 02
0203 1*223 stf t2
02Ch 2072 div ldd 72
0205 1*232 stf f3
0206 0602 adn 02
0207 1*22** stf t3
set output addresses A-B
these addresses OK for
plus, minus, multiply-
process divide integer





0210 2171 ldi 71 sense sign of dividen
.0211 6205 PJf pz
0212 0500 nz lcn
0213 1+071 std 71
0211+ 1+072 std 72 fill neg zero for DD
0215 6101+ nzf act
0216 oi+oo pz ldn •
0217 1+071 std 71
0220 1+072 std 72 fill pos zero for DD
0221 7500 act exf
0222 0000 sel activate
0225 1322 out fl
022*+ 0000 tl
0225 7311 out f2
0226 0000 t2
0227 2070 ldd 70
0230 071+0 st>n 1+0
0231 6307 njf setin skip unless divide
0232 7305 out f3
0233 0000 t3




021+0 2073 setin ldd 73 set input address C
021+1 1+220 stf fl+5
021+2 0602 adn 02
02^+3 1+203 stf tl+
02kh 1+207 stf t5
02*+5 7211+ inp fl+5
02U6 0000 tl+
021+7 2070 ldd 70
0250 0730 sbn 30
0251 6103 nzf 03 skip unless MUF
0252 7207 inp fl+5
0253 0000 t5
025^ 2107 ldi 07
0255 1200 lpf
0256 7700 7700 sense valid op code
0257 61+61+ repeat zjo hop no valid - repeat
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